UNCLASSIFIED

AD 295 822

Reproduced by the

ARMED SERVICES TECHNICAL INFORMATION AGENCY
ARLINGTON HALL STATION
ARLINGTON 12, VIRGINIA



UNCLASSIFIED

NOTICE: When government or other drawings, specifications or other data are used for any purpose other than in connection with a definitely related government procurement operation, the U. S. Government thereby incurs no responsibility, nor any obligation whatsoever; and the fact that the Government may have formulated, furnished, or in any way supplied the said drawings, specifications, or other data is not to be regarded by implication or otherwise as in any manner licensing the holder or any other person or corporation, or conveying any rights or permission to manufacture, use or sell any patented invention that may in any way be related thereto.

295 822

A SHIFT REGISTER-DECODER

Βv

Ye. M. Martynov



295822

UNEDITED ROUGH DRAFT TRANSLATION

A SHIFT REGISTER-DECODER

BY: Ye. M. Martynov

English Pages: 5

SOURCE: Soviet Patent Nr. 131777 (647108/26), 14 December 1959.

sov/19-60-0-18-20-170

THIS TRANSLATION IS A RENDITION OF THE ORIGINAL FOREIGN TEXT WITHOUT ANY ANALYTICAL OR EDITORIAL COMMENT. STATEMENTS OR THEORIES ADVOCATED OR IMPLIED ARE THOSE OF THE SOURCE AND DO NOT NECESSARILY REFLECT THE POSITION OR OPINION OF THE FOREIGN TECHNOLOGY DIVISION.

PREPARED BY:

TRANSLATION SERVICES BRANCH FOREIGN TECHNOLOGY DIVISION WP-APB, ONIO.

FTD-TT- 62-1436/1+2+4

Date 10 Jan. 1963

A SHIFT REGISTER-DECODER

Ye. M. Martynov

There are known magnetic-core decoder circuits with square hysteresis loops and transistors (decoding matrices) which contain a receiving storage shift register. A disadvantage of these decoder circuits, which require n2ⁿ magnetic cores and the same number of amplifier triodes (n is the number of bits in the code to be decoded), is the fact that they are multielement circuits and must have at the input an additional device for obtaining the inverse code, which fills the zeros in the direct code.

The proposed decoder circuit differs from these in that, in order to decrease the number of circuit elements, decoding is accomplished in the receiving storage shift register itself; this is a magnetic-core register with a square hysteresis loop. For this purpose, on each anchor ring of the shift register, besides the main windings (input, output and time), are placed decoding windings, to which transistors are connected, the bases of which are connected in series with the decoding windings and the "one" generator windings. The decoding principle is based upon a comparison of the voltage induced in the decoding windings at the instant of switching the anchor rings

by the cadence pulses with the reference voltage, which is obtained from the "one" generator (the latter would fulfill the role of a device for obtaining the inverse code). The number of decoding windings is determined by the number of decimal outputs.

The schematic of the proposed three-digit storage shift register-decoder is shown in the Figure. The shift register is made in a single-cycle circuit with a controllable discharge loop.

Let information with code 011 enter input 1 of the register. Then, upon the arrival of the first pulse of the given code (code pulses follow between cadence pulses), anchor ring 2 is switched to state "1". With the arrival of a cadence pulse, which passes through the loop of series-connected windings 3, this anchor ring switches to state "0", and in its output winding 4 a voltage is generated of polarity such that, by passing through diode 5 of delay loop 6, it charges capacitor 7. The discharge loop of the capacitor at this instant is opened by switch loop 8. By the end of the passage of the cadence pulse, the switch loop closes and capacitor 7 is discharged by input winding 9 of the next anchor ring 10. Thus, under the influence of a cadence pulse, the information is shifted one step. Therefore, at the moment of arrival of the second cadence pulse, anchor rings 10 and 11 will be switched to state "1".

With the arrival of the third cadence pulse of the signal from cycle distributor 12 (with magnetic cores and controllable from the same cadence-pulse source) triode 13 is opened. At this same moment, the voltage generated in series-connected decoding windings 14 of the storage shift register is compared with the voltage generated in reference anchor ring 15. From the circuit it is obvious that, for this example (information with 011), the output control voltage (of negative polarity) appears only in the upper series of decoding

1

The said of the said of the said


windings (at the input of triode 16), just as a resultant voltage of positive polarity appears in the other series of windings. Amplifier triode 17 does not react to this latter voltage.

Diodes 18 and 19 serve to prevent the opening of amplifier triodes 16 and 17 from equalizing currents at the moment the information entering the decoder moves along the shift register. Capacitors 20 and 21 are for blocking the imputs of the amplifier stages from pulse noise generated at the moment of decoding, due to an inaccurate coincidence of the durations of pulses generated in the decoding windings and in the windings of the reference anchor ring. In addition, these noise pulses in the amplifier stages are limited by a positive automatic bias fed to the bases of the triodes from a voltage divider consisting of resistors 22 and 23. Adjustment of the circuit comes down to selection of the voltage in the windings of the reference anchor ring due to the change in the magnetizing current by resistor 24 and the change in the automatic-bias voltage to the amplifier stages by resistor 22.

Object of the Invention

The magnetic-core shift register-decoder with a square hysteresis loop and transistors is distinguished by the fact that, in order to decrease the number of circuit elements, decoding windings (whose number is equal to the number of decoder outputs) are placed on each magnetic core; to these windings are connected transistors whose bases are connected in series with the decoding windings and the winding of the "one" generator, which serve to add the induced voltages when decoding.

١



DISTRIBUTION LIST

DEPARTMENT OF DEFENSE	Mr. Copies	MAJOR AIR COMMANDS	Mr. Copies
·		AFSC	•
•		SCFTR .	ı.
•	•	AEDC (AEY)	1
HEADQUARTERS USAF		ASTIA \	25
•		TD-Bla	5
AFCIN-3D2	1	TD-Blb	ź
ARL (ARB)	· 1	SSD (SSF)	2
	_	APGC (PGF)	1
		ESD (ESY)	ī
OTHER AGENCIES		RADC (RAY)	î
	•	AFSWC (SWF)	วิ
CIA	1	AFMTC (MTW)	i
NSA	<u>-</u>	AFMDC (MDF)	า้
AID	Ž		. *
OTS	2		
AEC	2		
PWS	ī		
NASA	ī	•	•
RAND	1		•
11694114 ,	-		